



JMTQ55P02A

Description

JMT P-channel MOSFET

Features


- $V_{DS} = -20V$, $I_D = -55A$
 $R_{DS(ON)} < 8.5m\Omega$ @ $V_{GS} = -4.5V$
 $R_{DS(ON)} < 12m\Omega$ @ $V_{GS} = -2.5V$
- High Power and Current Handling Capability
- Lead Free Product is Acquired
- Surface Mount Package

Application



- PWM Applications
- Load Switch




100% UIS TESTED!
100% ΔVds TESTED!



PDFN3.3X3.3-8L



Marking and pin Assignment



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
JMTQ55P02A	JMTQ55P02A	TAPING	PDFN3.3X3.3-8L	13inch	5000	50,000

Absolute Maximum Ratings (T_C=25°C unless otherwise specified)

Symbol	Parameter	Max.	Units
V _{DSS}	Drain-Source Voltage	-20	V
V _{GSS}	Gate-Source Voltage	±12	V
I _D	Continuous Drain Current	T _C = 25°C	-55
		T _C = 100°C	-35
I _{DM}	Pulsed Drain Current ^{note1}	-220	A
P _D	Power Dissipation	38	W
R _{θJC}	Thermal Resistance, Junction to Ambient	3.2	°C/W
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150	°C



JMTQ55P02A

Electrical Characteristics (T_J=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
Off Characteristic						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D = -250μA	-20	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -20V, V _{GS} = 0V,	-	-	-1	μA
I _{GSS}	Gate to Body Leakage Current	V _{DS} =0V, V _{GS} = ±12V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = -250μA	-0.35	-0.65	-1.0	V
R _{DS(on)}	Static Drain-Source on-Resistance <small>note3</small>	V _{GS} =-4.5V, I _D =-15A	-	6.6	8.5	mΩ
		V _{GS} =-2.5V, I _D =-12A	-	8	12	
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =-10V, V _{GS} =0V, f = 1.0MHz	-	4600	-	pF
C _{oss}	Output Capacitance		-	460	-	pF
C _{rss}	Reverse Transfer Capacitance		-	459	-	pF
Q _g	Total Gate Charge	V _{DS} =-10V, I _D =-15A, V _{GS} =-4.5V	-	46	-	nC
Q _{gs}	Gate-Source Charge		-	7.3	-	nC
Q _{gd}	Gate-Drain("Miller") Charge		-	10	-	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =-10V, I _D =-14A, R _{GEN} =2.7Ω, V _{GS} =-10V	-	8	-	ns
t _r	Turn-on Rise Time		-	59	-	ns
t _{d(off)}	Turn-off Delay Time		-	111	-	ns
t _f	Turn-off Fall Time		-	43	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain to Source Diode Forward Current		-	-	-55	A
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	-220	A
V _{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0V, I _S =-20A	-	-	-1.2	V
trr	Reverse Recovery Time	T _J =25°C, I _{SD} =-15A,	-	18	-	ns
Qrr	Reverse Recovery Charge	V _{GS} =0V di/dt=-100A/μs	-	7.7	-	Nc

- Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
 2. EAS condition: T_J=25°C, V_{DD}=-10V, V_G=-10V, R_G=5.9Ω, L=0.5mh, I_{AS}=-13.2A
 3. Pulse Test: Pulse Width≤300μs, Duty Cycle≤0.5%



JMTQ55P02A

Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics





Figure 6: Capacitance Characteristics





JMTQ55P02A

Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case









JMTQ55P02A

Test Circuit



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Diode Recovery Test Circuit & Waveforms





JMTQ55P02A

Package Mechanical Data



SYMBOL	COMMON		
	MM		
	MIN	NOM	MAX
A	0.70	0.75	0.85
A1	/	/	0.05
b	0.20	0.30	0.40
c	0.10	0.152	0.25
D	3.15	3.30	3.45
D1	3.00	3.15	3.25
D2	2.29	2.45	2.65
E	3.15	3.30	3.45
E1	2.90	3.05	3.20
E2	1.54	1.74	1.94
E3	0.28	0.48	0.65
E4	0.37	0.57	0.77
E5	0.10	0.20	0.30
e	0.60	0.65	0.70
K	0.59	0.69	0.89
L	0.30	0.40	0.50
L1	0.06	0.125	0.20
t	0	0.075	0.13
theta	10°	12°	14°